

What is claimed is:

Sub
Q1
5 1. A differential amplifier circuit comprising a latch unit and a differential input portion, wherein a minute current is kept to flow through said differential input portion.

2. The differential amplifier circuit as claimed in claim 1, wherein:

10 said differential input portion comprises a first transistor and a second transistor each having a first electrode, a second electrode and a control electrode;

the control electrodes of said first and second transistors are supplied with a differential input signal; and

15 a third transistor for keeping a minute current to flow through said first and second transistors is inserted between a first power line and a common node to which the first electrodes of said first and second transistors are connected.

20 3. The differential amplifier circuit as claimed in claim 2, wherein said third transistor turns off said minute current flowing through said first and second transistors upon deactivation of said differential amplifier circuit.

25 4. The differential amplifier circuit as claimed in claim 2, wherein:

30 a fourth transistor for supplying a drive current at the time of signal determination in said differential amplifier circuit is inserted between said first power line and the common node to which the first electrodes of said first and second transistors are connected; and

said third transistor is connected in parallel to said fourth transistor.

35 5. The differential amplifier circuit as claimed in claim 4, wherein the control electrode of said third transistor is supplied with a first control signal for

10072872-021202

Sub
Q2
Q11

Sub
92
and

constantly supplying a minute current during the operation of said differential amplifier.

5 6. The differential amplifier circuit as claimed in claim 4, wherein a gate width of said third transistor is smaller than a gate width of said fourth transistor.

7. The differential amplifier circuit as claimed in claim 2 wherein said third transistor doubles as a transistor for supplying a drive current at the time of signal determination by said differential amplifier circuit.

10 8. The differential amplifier circuit as claimed in claim 7, wherein the first control signal supplied to the control electrode of said third transistor is set to a level for supplying a predetermined drive current at the time of signal determination in said differential amplifier circuit, while causing a minute current to flow through said first and second transistors at other than the time of signal determination during the operation of said differential amplifier.

15 9. The differential amplifier circuit as claimed in claim 1, wherein said latch unit comprises:

a first inverter inserted between the second electrode of said first transistor and a second power line; and

25 a second inverter inserted between the second electrode of said second transistor and said second power line, said first and second inverters being cross-coupled to each other.

30 10. The differential amplifier circuit as claimed in claim 9, wherein:

said differential amplifier circuit is configured of MOS transistors;

35 transistors of said first and second inverters which are connected to said second power line are each connected in parallel to an additional transistor, respectively; and

the second electrode of each of said first

Sub
93
B1

10072872-021002

and second transistors is held at a predetermined level at other than the time of signal determination during the operation of said differential amplifier.

Sub Q4
5 11. The differential amplifier circuit as claimed in claim 1, further comprising:

a fifth transistor connected to the second electrode of said first transistor and the second electrode of said second transistor for shorting the second electrodes of said first and second transistors in accordance with a second control signal.

10 12. The differential amplifier circuit as claimed in claim 1, further comprising:

Sub B1
15 a sixth transistor connected to the second electrode of said first transistor and the second electrode of said second transistor, said sixth transistor having a control electrode supplied with a predetermined voltage.

20 13. The differential amplifier circuit as claimed in claim 12, wherein said differential input signal is at CML level.

14. The differential amplifier circuit as claimed in claim 1, further comprising:

25 a seventh transistor inserted between two nodes for retrieving a differential output signal, said seventh transistor shorting said two nodes in accordance with a third control signal.

Sub Q5
30 15. The differential amplifier circuit as claimed in claim 1, further comprising:

an eighth transistor inserted between said second power line and the common node to which the first electrodes of said first and second transistors are connected, the control electrode of said eighth transistor being supplied with a fourth control signal.

Sub B1
35 16. The differential amplifier circuit as claimed in claim 1, wherein said differential amplifier circuit is a differential sense amplifier circuit of strong arm latch type.

Sub
Ab

5 17. A semiconductor integrated circuit device having a differential amplifier circuit receiving a differential signal, a latch circuit latching an output signal of said differential amplifier circuit, and a clock source generating a clock and supplying the generated clock to said differential amplifier circuit, wherein said differential amplifier circuit comprises a latch unit and a differential input portion, wherein a minute current is kept to flow through said differential input portion.

10

100-222-1202

Sub
B1

15 18. The semiconductor integrated circuit device as claimed in claim 17, wherein said semiconductor integrated circuit is a receiving circuit of a signal transmission system, said signal transmission system comprising a transmission circuit outputting the differential signal, a signal transmission path, and said receiving circuit receiving the differential signal through said signal transmission path.

20 19. The semiconductor integrated circuit device as claimed in claim 18, further comprising:

25 an equalizer circuit, receiving the differential signal, removing an Inter-Symbol Interference of the differential signal by a Partial Response Detection, and outputting the Inter-Symbol Interference removed differential signal to said differential amplifier circuit.

30 20. The semiconductor integrated circuit device as claimed in claim 19, comprising a plurality of receiving units each including said differential amplifier circuit, said latch circuit and said equalizer circuit, said plurality of receiving units carrying out an interleave operation.

35 21. The semiconductor integrated circuit device as claimed in claim 17, wherein:

said differential input portion comprises a first transistor and a second transistor each having a first electrode, a second electrode and a control

electrode;

the control electrodes of said first and second transistors are supplied with the differential input signal; and

5 a third transistor for keeping a minute current to flow through said first and second transistors is inserted between a first power line and a common node to which the first electrodes of said first and second transistors are connected.

10 22. The semiconductor integrated circuit device as claimed in claim 21, wherein said third transistor turns off said minute current flowing through said first and second transistors upon deactivation of said differential amplifier circuit.

15 23. The semiconductor integrated circuit device as claimed in claim 21, wherein:

20 a fourth transistor for supplying a drive current at the time of signal determination in said differential amplifier circuit is inserted between said first power line and the common node to which the first electrodes of said first and second transistors are connected; and

said third transistor is connected in parallel to said fourth transistor.

25 24. The semiconductor integrated circuit device as claimed in claim 23, wherein the control electrode of said third transistor is supplied with a first control signal for constantly supplying a minute current during the operation of said differential amplifier.

30 25. The semiconductor integrated circuit device as claimed in claim 23, wherein a gate width of said third transistor is smaller than a gate width of said fourth transistor.

35 26. The semiconductor integrated circuit device as claimed in claim 21, wherein said third transistor doubles as a transistor for supplying a drive current at the time of signal determination by said differential

202120 22827007

25
B₁

amplifier circuit.

Sub 28

27. The semiconductor integrated circuit device as claimed in claim 26, wherein the first control signal supplied to the control electrode of said third transistor is set to a level for supplying a predetermined drive current at the time of signal determination in said differential amplifier circuit, while causing a minute current to flow through said first and second transistors at other than the time of signal determination during the operation of said differential amplifier.

28. The semiconductor integrated circuit device as claimed in claim 17, wherein said latch unit comprises:
a first inverter inserted between the second electrode of said first transistor and a second power line; and

20 a second inverter inserted between the second electrode of said second transistor and said second power line, said first and second inverters being cross-coupled to each other.

29. The semiconductor integrated circuit device as claimed in claim 28, wherein:

said differential amplifier circuit is configured of MOS transistors;

25 transistors of said first and second inverters which are connected to said second power line are each connected in parallel to an additional transistor, respectively; and

30 the second electrode of each of said first and second transistors is held at a predetermined level at other than the time of signal determination during the operation of said differential amplifier.

30. The semiconductor integrated circuit device as claimed in claim 17, wherein said differential amplifier circuit further comprising:

a fifth transistor connected to the second electrode of said first transistor and the second

Sub 29
Qn 4

electrode of said second electrode for shorting the second electrodes of said first and second transistors in accordance with a second control signal.

31. The semiconductor integrated circuit device as claimed in claim 17, wherein said differential amplifier circuit further comprising:

a sixth transistor connected to the second electrode of said first transistor and the second electrode of said second transistor, said sixth transistor having a control electrode supplied with a predetermined voltage.

32. The semiconductor integrated circuit device as claimed in claim 31, wherein said differential input signal is at CML level.

33. The semiconductor integrated circuit device as claimed in claim 17, wherein said differential amplifier circuit further comprising:

a seventh transistor inserted between two nodes for retrieving a differential output signal, said seventh transistor shorting said two nodes in accordance with a third control signal.

34. The semiconductor integrated circuit device as claimed in claim 17, wherein said differential amplifier circuit further comprising:

an eighth transistor inserted between said second power line and the common node to which the first electrodes of said first and second transistors are connected, the control electrode of said eighth transistor being supplied with a fourth control signal.

35. The semiconductor integrated circuit device as claimed in claim 17, wherein said differential amplifier circuit is a differential sense amplifier circuit of strong arm latch type.

202120" 2/32/2001

Sub
Q9
Cnld

Sub
B1

Sub
Q10

Sub
B1
add
Q11